



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/976,862	10/15/2001	Sven Mattisson	027557-068	2519

7590 12/30/2004
Ronald L. Grudziecki
BURNS, DOANE, SWECKER & MATHIS L.L.P.
P.O. Box 1404
Alexandria, VA 22313-1404

EXAMINER

WILLIAMS, LAWRENCE B

ART UNIT	PAPER NUMBER
----------	--------------

2634

DATE MAILED: 12/30/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/976,862

Applicant(s)

MATTISSON ET AL.

Examiner

Lawrence B Williams

Art Unit

2634

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 15 September 2001.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-5 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-5 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 15 September 2001 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>1</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Drawings

1. This application has been filed with informal drawings, which are acceptable for examination purposes only. Formal drawings will be required when the application is allowed.

Specification

2. The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the

reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

4. Claims 1-5 are rejected under 35 U.S.C. 102(e) as being anticipated by Mattisson et al. (US Patent 6,690,740 B1).

The applied reference has a common inventor with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

(1) With regard to claim 1, Mattisson et al. discloses a method of estimating a DC offset level of signal having a preamble part and a data part, the method comprising: during reception of a preamble part of an input signal, using an estimation method which does not rely on a DC-free signal to estimate the DC offset value of the input signal (col. 2, lines 48-67); and during reception of a data part of the input signal, which data part follows the preamble part of the signal, using an estimation method which relies on a DC-free signal to estimate the DC offset value of the input signal (col. 4, line 27-col. 5, line 25).

(2) With regard to claim 2, Mattisson et al. discloses in Fig. 6, a method of estimating a DC offset value of a frequency modulated input signal, which comprises a preamble portion followed by a data portion (abstract), the method comprising: estimating a DC offset value of the preamble portion of the input signal using a resistance (650) and first and second diodes (610, 620) connected in parallel, the input signal being supplied to one terminal of the resistance, to the

Art Unit: 2634

anode of the first diode and to the cathode of the second diode, and the DC estimate being supplied from a terminal connected with another terminal of the resistance, with the cathode of the first diode and with the anode of the second diode; and estimating a DC offset value of the data part of the input signal using a low pass filter which includes the said resistance (col. 7, line 50-col. 8, line 10).

(3) With regard to claim 3, Mattisson et al. also discloses wherein the voltage drop across each diode, when the diode is on, is set to equal the voltage deviation corresponding to a maximum frequency deviation of the input signal (col. 7, lines 50-65).

(4) Mattisson et al. discloses in Fig. 6, a circuit for estimating a DC offset value of an input signal comprising: input and output terminals; a low pass filter including a resistor (650) and a capacitor (340), the resistor being connected between the input (In) and output (Out) terminals and the capacitor being connected between the output terminal and ground; a pair of diodes (610, 620) operatively connected in parallel between the input and output terminals of the circuit, the first diode having its anode connected to the input terminal and its cathode connected to the output terminal, and the second diode having its cathode connected to the input terminal and its anode connected to the output terminal; and switch means (330) operable to switch a connection to the output terminal, such that the pair of diodes is connected to the output terminal during receipt of a preamble part of an input signal, and is not connected to the output terminal during receipt of a data part of the input signal subsequent to the preamble part thereof.

(5) With regard to claim 5, claim 5 inherits all limitations of claims 3 and 4 above.

Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

a.) Mattisson et al. discloses in US Patent 6,104,238 FM Demodulation Tuning Of A Filter And Detector.

b.) Mattisson et al. discloses in US Patent 6, 259,315 FM Demodulator Being Tuned To Reference Frequency By Auxiliary Detector.

c.) Leger discloses in US Patent 5,805,632 Bit Rate Double For Serial Data Transmission Or Storage.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lawrence B Williams whose telephone number is 571-272-3037. The examiner can normally be reached on Monday-Friday (8:00-5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Stephen Chin can be reached on 571-272-3056. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 09/976,862


Page 6

Art Unit: 2634

Lawrence B. Williams

lbw

December 18, 2004


AMANDA T. LE
PRIMARY EXAMINER